DDR to VR vias: >100mils, put shielding GND via near VR power via to reduce coupling.
請問有人可以指導一下這句話是什麼意思嗎?
是DDR SLOT 到voltage reguator via必須大於100mils且中間要放個GND的via來降低干擾這意思嗎?